1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
| module lab2(hex0,hex1,hex2,hex3,hex4,hex5,hex6,hex7,key,ledr,ledg,clk_50);
input clk_50;
input[3:0] key;
output reg[6:0] hex0,hex1,hex2,hex3,hex4,hex5,hex6,hex7;
output reg[17:0] ledr=18'b000000000000000000;
output reg[8:0] ledg=9'b000000000;
reg[8:0] ztimer=0,ntimer=0;
reg[9:0] hour=0,minute=0,second=0,nhour=11,nminute=11,nsecond=11,th=0,tm=0,ts=0;
reg[5:0] state=0,zstate=0,nstate=0,temp=0,t1,t2,t3,t4,t5,t6;
divclk dc(clk_50,clk1);
always@(negedge key[2])
begin
state=(state+1)%2;
end
always@(negedge key[1])
begin
temp=state;
if(temp==0)
begin
zstate=(zstate+1)%4;
end
else
begin
nstate=(nstate+1)%4;
end
end
always@(negedge key[0])
begin
t4=state;
t5=zstate;
t6=nstate;
th=hour;
tm=minute;
ts=second;
if(t4==0)
begin
if(t5==1)
begin
if(th==23) th=0;
else th=th+1;
end
if(t5==2)
begin
if(tm==59) tm=0;
else tm=tm+1;
end
if(t5==3)
begin
if(ts==59) ts=0;
else ts=ts+1;
end
end
else
begin
if(t6==1)
begin
if(nhour==23) nhour=0;
else nhour=nhour+1;
end
if(t6==2)
begin
if(nminute==59) nminute=0;
else nminute=nminute+1;
end
if(t6==3)
begin
if(nsecond==59) nsecond=0;
else nsecond=nsecond+1;
end
end
end
always@(posedge clk1,negedge key[3])
begin
t1=state;
t2=zstate;
t3=nstate;
if(!key[3])
begin
hour=0;
minute=0;
second=0;
show(hour/10,hex7);
show(hour%10,hex6);
show(minute/10,hex5);
show(minute%10,hex4);
show(second/10,hex3);
show(second%10,hex2);
show(10,hex1);
show(zstate+12,hex0);
end
else
begin
if(t1==0)
begin
if(t2==0)
begin
if(second==59)
begin
second=0;
if(minute==59)
begin
minute=0;
if(hour==23) hour=0;
else hour=hour+1;
end
else minute=minute+1;
end
else
begin
second=second+1;
end
show(hour/10,hex7);
show(hour%10,hex6);
show(minute/10,hex5);
show(minute%10,hex4);
show(second/10,hex3);
show(second%10,hex2);
show(10,hex1);
show(12,hex0);
if(minute==0&&second==0) ztimer=59;
else ztimer=0;
if(hour==nhour&&minute==nminute&&second==nsecond) ntimer=59;
else ntimer=0;
if(ztimer>0)
begin
ledr=18'b111111111111111111;
ztimer=ztimer-1;
end
else ledr=18'b000000000000000000;
if(ntimer>0)
begin
ledg=9'b111111111;
ntimer=ntimer-1;
end
else ledg=9'b000000000;
end
else if(t2==1)
begin
hour=th;
show(hour/10,hex7);
show(hour%10,hex6);
show(minute/10,hex5);
show(minute%10,hex4);
show(second/10,hex3);
show(second%10,hex2);
show(10,hex1);
show(t2+12,hex0);
end
else if(t2==2)
begin
minute=tm;
show(hour/10,hex7);
show(hour%10,hex6);
show(minute/10,hex5);
show(minute%10,hex4);
show(second/10,hex3);
show(second%10,hex2);
show(10,hex1);
show(t2+12,hex0);
end
else if(t2==3)
begin
second=ts;
show(hour/10,hex7);
show(hour%10,hex6);
show(minute/10,hex5);
show(minute%10,hex4);
show(second/10,hex3);
show(second%10,hex2);
show(10,hex1);
show(t2+12,hex0);
end
end
else if(t1==1)
begin
show(nhour/10,hex7);
show(nhour%10,hex6);
show(nminute/10,hex5);
show(nminute%10,hex4);
show(nsecond/10,hex3);
show(nsecond%10,hex2);
show(11,hex1);
show(nstate+12,hex0);
end
end
end
task show;
input reg[3:0] result;
output reg[6:0] out;
if(result==0) out=7'b1000000;
else if(result==1) out=7'b1111001;
else if(result==2) out=7'b0100100;
else if(result==3) out=7'b0110000;
else if(result==4) out=7'b0011001;
else if(result==5) out=7'b0010010;
else if(result==6) out=7'b0000010;
else if(result==7) out=7'b1111000;
else if(result==8) out=7'b0000000;
else if(result==9) out=7'b0011000;
else if(result==10)out=7'b0111111;
else if(result==11)out=7'b1110110;
else if(result==12)out=7'b1111111;
else if(result==13)out=7'b0001001;
else if(result==14)out=7'b0001110;
else if(result==15)out=7'b0010010;
else out=7'b1111111;
endtask
endmodule
module divclk(clk_50,clk1);
input clk_50;
output reg clk1=1;
integer i=0;
always@(posedge clk_50)
begin
if(i==25000000)
begin
i=0;
clk1=~clk1;
end
else i=i+1;
end
endmodule
|